ABSTRACT Recently, multilevel inverters (MLIs) have gained lots of interest in industry and academia, as they are changing into a viable technology for numerous applications, such as renewable power conversion system and drives. For these high power and high/medium voltage applications, MLIs are widely used as one of the advanced power converter topologies. To produce high-quality output without the need for a large number of switches, development of reduced switch MLI (RS MLI) topologies has been a major focus of current research. Therefore, this review paper focuses on a number of recently developed MLIs used in various applications. To assist with advanced current research in this field and in the selection of suitable inverter for various applications, significant understanding on these topologies is clearly summarized based on the three categories, i.e., symmetrical, asymmetrical, and modified topologies. This review paper also includes a comparison based on important performance parameters, detailed technical challenges, current focus, and future development trends. By a suitable combination of switches, the MLI produces a staircase output with low harmonic distortion. For a better understanding of the working principle, a single-phase RS MLI topology is experimentally illustrated for different level generation using both fundamental and high switching frequency techniques which will help the readers to gain the utmost knowledge for advance research.
I. INTRODUCTION
The ever-increasing electrical energy demand has caused intense depletion of conventional energy sources. This has also resulted extensive research in renewable energy source (RES)-based power generations. Especially Solar and wind energy are the two major renewable sources gaining more and more interest among power electronics
The associate editor coordinating the review of this manuscript and approving it for publication was Natarajan Prabaharan. as well as power system research community instead of their high dependence on varying environmental conditions [1] - [3] . This requires new power converter technologies for desired operation, control, and power management, in order to enhance the power quality and to yield utmost power from RESs [4] - [6] .
The essential part of renewable energy power conversion system is an inverter which converts the DC power to AC as required by the grid/loads. A conventional two/threelevel inverter is mostly used in small scale industries and utility applications [7] . However, the output of these inverters contain more harmonics, hence the usage of expensive and bulky low pass passive filters are desired before feeding the power to the utility grid. Further, high voltage stress and high switching loss forbears the application of these inverters in high power application [8] . Consequently multilevel inverters (MLIs) are evolved as best substitute for medium and high power conversion systems. The concept of MLI topology was first introduced in the early 1975 [9] followed by different variations of it [10] , [11] . These MLIs continue to receive more and more attention because of their high voltage operation capability, low switching losses, high-efficiency and low electromagnetic interference. MLIs have the ability to meet the increasing demand of power rating with improved power quality through subsequent reduction in the harmonic distortion. MLIs are capable of producing a high-quality staircase ac voltage from different connection of power semiconductor switches and single/several dc voltages through low switching frequency operation and thus mostly preferred for medium and high power conversion systems [12] , [13] . The input dc sources can be a battery, fuel cell, supercapacitor, renewable energy system, etc. A generic block diagram with possible integration of different sources with MLI is shown in Fig. 1(a) . MLIs are widely used in various applications such as large electric drive, renewable energy conversion, traction, electric vehicle, active power filter, HVDC, and FACTs [14] - [16] .
The key features of an MLI are; output waveform with less distortion and less THD content, operation at both fundamental and high switching frequency PWM, a number of redundant switching states, smaller common-mode voltage, etc [12] - [15] . But, one common disadvantage is the need of large number of power semiconductor switches. Each switch requires a gate driver circuit which adds complexity to the system and the overall system cost. Therefore, design of MLIs using low number of components to produce higher output voltage levels are one of the key research issues.
With the advancement in MLI topologies, challenges appeared in controlling and modulation of these inverters. Some lower order dominant harmonics exists in the stepped output voltage waveform produced by an MLI. The major impacts of those harmonics are voltage fluctuation, increase in loss, mal-operation, and it also affects the power quality. With the application of appropriate control scheme for an MLI, the aforesaid issues can be well addressed [17] .
Researchers have come with a solution of diverse modulation strategies for controlling the MLI. Overall loss reduction and improvement in harmonic profile are the major objective of most of the control techniques discussed in literature [18] - [32] . Among the two basic types of control strategies, fundamental/low-frequency switching can provide superior performance than high-frequency switching techniques [18] . Conventional pulse width modulation (PWM), sinusoidal PWM and space vector modulation (SVPWM) are high-frequency switching techniques which provide faster transient response [19] , [20] . Furthermore, different carrier based PWM techniques are introduced that effectively reduces distortion and lowers the EMI [15] . Carrier based PWM techniques are generally of two types, i.e., phaseshifted PWM (PS-PWM) and level-shifted PWM (LS-PWM) techniques [21] , [22] . In a PS-PWM control technique, multiple phase-shifted synchronous carriers are required with synchronization of zero crossing of each carrier and voltage reference [23] , whereas in LS-PWM technique only one carrier is enough to implement different voltage levels. The former approach is mostly used to evenly distribute the power among MLI modules and to reduce the harmonic distortion. The LS-PWM technique [24] is again classified into three major categories such as phase disposition PWM (PD-PWM), phase opposition and disposition PWM (POD-PWM), and alternative phase opposition and disposition PWM (APOD-PWM). All these PWM topologies have either bipolar or unipolar type carrier arrangements with a focus on improving the fundamental output voltage and reduction in total harmonic distortion (THD).
High-order harmonics can be suppressed using low-pass filters for improving inverter efficiency. But, lower-order harmonics such as 3 rd , 5 th , and 7 th are dominant in nature and may not be completely eliminated using aforesaid high-frequency switching techniques. A fundamental frequency modulation approach known as selective harmonic VOLUME 7, 2019 elimination (SHE) or programmed PWM technique [25] , [26] is thus used to determine optimal switching angles to eliminate specific low-order harmonics by solving nonlinear transcendental equations. Colonical competitive algorithm (CCA), genetic algorithm (GA), bee algorithm (BA), cuckoo search algorithm (CSA), particle swarm optimization (PSO), bat optimization algorithm (BOA), etc. are few evolutionary optimization SHE techniques critically surveyed for MLIs in [27] . An approach closely based on SHE called as selective harmonic mitigation technique has been analyzed in [28] - [30] . Nearest level control (NLC) is another fundamental frequency modulation technique frequently used in MLIs [31] , [32] . Some evidence regarding the different switching control strategies are summarized in Table 1 .
A review on the traditional MLI topologies for various applications was disclosed in [13] - [15] . The authors in [33] discussed on quantitative and qualitative aspects nine different reduced switch MLI (RS MLI) topologies and a review on only few cross-connected sources-based MLI topologies has been detailed in [4] . Agrawal and Jain [34] have studied only six RS MLI topologies for grid-tied applications. An assessment on detailed insight to various control techniques with different RS MLI topologies has been proposed in [35] .
These enormous research developments on RS MLI topologies necessitate special focus on this area which can discuss on its application and practical implementation.
Next section presents a brief overview on conventional MLI topologies. Uniqueness of this review article lies in its key focus on the various most recently developed MLI topologies under three different categories such as symmetric, asymmetric and modified configurations illustrated in Section III. This section also includes a comparison among MLI topologies with respect to switch count, number of dc source, peak inverse voltage (PIV) rating, total standing voltage (TSV) on the switches, and switching loss. Section IV includes a discussion on aforementioned reduced switch symmetric H-bridge type MLI (RSS MLI), reduced switch asymmetrical H-bridge type MLI (RSA MLI), and reduced switch modified MLI (RSM MLI) topologies. The classification of RS MLI topologies considered for review in this work is shown in Fig. 1(b) . Some of the parameters required for the performance evaluation of an MLI are presented in section V. In section VI, experimental results for one of the single-phase MLI topology using reduced component count are presented for illustration purpose only which shows the staircase output of the 5-level, 7-level, and 9-level MLIs with two different control techniques. SHE is a popular fundamental switching technique which completely eliminates the dominant lower order harmonics which is thus used for the controlling the developed MLI topology on the other hand to show the difference between the fundamental and high switching frequency techniques; SPWM (high switching frequency) control technique is also implemented. Section VII briefly summarizes the technical challenges, current research focus, and future development perspective of MLI. Concluding remarks are drawn in Section VIII.
II. CONVENTIONAL MULTILEVEL INVERTER TYPES
MLIs are suitable for high-voltage applications because of their ability to synthesize output voltage waveforms with an improved harmonic spectrum and attain higher voltage with a limited maximum device rating. With the proper arrangement of power switching semiconductor devices and voltage sources, a multilevel output can be produced. An overview of three conventional MLI types, i.e., diode clamped MLI (DC MLI), flying capacitor MLI (FC MLI), and cascaded H-bridge MLI (CHB MLI) are summarized in Table 2 .
III. REDUCED SWITCH MLI TOPOLOGIES
Although the aforementioned conventional topologies finds numerous applications, but all these topologies needs excess number of power components. So, in the last couple of decades the focus of research on MLI among the researchers is to reduce the device count. Reducing the total number of switches, diodes, capacitor, voltage source can improve the reliability as well as can reduce the overall cost, loss, etc. In this regard, several new RS MLI topologies have been proposed recently and continuous research is still going on to further reduce the requirement of number of components. This paper presents a compressive review on some recently developed topologies which are most suitable in different applications such as machine drives, FACTs, and renewable energy systems. These topologies can be used in grid-tied as well as in standalone applications. RS MLI topologies are broadly categorized into three types, i.e., RSS MLI, RSA MLI, and RSM MLI. The modified type MLI includes all the hybrid and topologies which are not based on H-bridge.
A. REDUCED SWITCH SYMMETRIC H-BRIDGE TYPE MLI (RSS MLI)
The term symmetric indicates that, all the dc sources used in the circuit are equal in magnitude. Babaei et al. proposed a new cascaded MLI in [40] . The basic unit of the proposed MLI contains two unidirectional semiconductor switches with one dc source. As compared to the conventional CHB MLI, a significant reduction in switch count has been marked in this topology. But, the reduction in switch count is not competitive when compared to recently developed RSS MLI topologies discussed in this work. Furthermore, higher TSV restricts it in high voltage applications. Fig. 2(a) depicts the schematic diagram of this topology. A new MLI topology with nine different algorithms for the determining the magnitude of dc voltage source has been proposed in [41] . This MLI type has a basic unit consisting of six unidirectional switches and two dc sources. This MLI topology has been shown in Fig. 2(b) . Fig. 2(c) shows a novel MLI topology discussed in [42] for low-voltage applications. In this literature, an attempt is made to reduce the number of voltage source requirement. For the multilevel generation in the output, two capacitors are used in each module. The capacitor rating is half the rating of the voltage source used in the MLI and the number of capacitor increases with the increase in number of levels. Although the rating of the capacitor is reduced compared to a single capacitor, but the total number of components are more for producing higher levels. The complexity in charging and voltage balancing issues may also arise in such a condition. This MLI can operate in both symmetric and asymmetric mode. In [43] , the authors have proposed a new cascaded MLI which can be formed by the cascaded connection of several basic units containing four switches and two dc sources per basic unit. Involvement of two bi-directional switches in the basic unit causes more standing voltage. A schematic of this topology has been shown in Fig. 2 
(d).
Basic unit of another symmetrical MLI proposed in the literature [44] contains three equal magnitude dc sources with four switches. In order to generate higher number of levels, cascaded connection of desired number of basic units has to be made with one extra series connected dc source. Negative polarity voltage is obtained with the help of H-bridge. A significant reduction in number of switches and lowering of total voltage stress is a major advantage of this topology, thus it can be recommended for higher power and higher voltage applications. This topology can also be used as an alternative to the conventional topology for RES applications, as it uses less number of switches than a CHB MLI & with same number of dc sources. This topology has been illustrated in Fig. 2 
(e).
Wang et al. proposed a novel cascaded MLI containing switched diodes [45] . This topology shown in Fig. 2 (f) effectively reduces the need of large number of switches as compared the conventional CHB MLI and cascaded half bridge topology presented in [40] , but contains some additional diodes. The proposed topology is basically divided into two stages. First stage is responsible for the level generation and the second stage which is nothing but the H-bridge helps in polarity generation. One attractive feature of this topology is that the first stage contains a spike removal switch which removes the high voltage spikes produced at the base. Again to avoid the fluctuations of dc source in case of renewable application, the author had developed clock phase-shifting one-cycle control strategy. Due to the high voltage rating of spike removal switch and H-bridge switches, the topology is restricted to medium voltage application only. A novel MLI based upon switched-capacitor modular structure has been presented in [46] . This topology shown in Fig. 2 (g) was proposed to be controlled using an optimized SPWM technique such that energy conversion efficiency and power density will be enhanced. In [17] , a hybrid cascaded MLI containing one H-bridge shown in Fig. 2 (h) has been discussed. Reduction in switch count to reduce the cost as well as the THD was significantly achieved and GA-based SHE-PWM approach has been utilized for the control of MLI. This proposed topology can find its suitability in renewable power generation system involving PV and fuel cells.
In [47] , a novel RS MLI is introduced. Compared with the conventional MLI and few recently developed MLIs [24] , [48] , [49] , the proposed MLI shown in Fig. 2 (i) has a drastic reduction in number of switches. It requires less than 50% of total switches that are used in the conventional CHB MLI. Lower order harmonics are most dominant in the output of an MLI. Using filters the harmonic profile can be improved, but still there is an impact of lower order dominant harmonics. The author has taken an attempt to eliminate some particular lower order harmonics by calculating optimal switching angles using the SHE technique. To solve the non-linear transcendental equations involved with the SHE technique, author had developed a modified particle swarm optimization technique. As a whole, issues related to large number of switches and harmonic elimination has been addressed by the authors. This topology can find its suitability in higher voltage or high power application and with renewable energy integration. Table 3 summarizes the comparison of RSS MLI topologies with regard to switch count (N sw ), dc source count (N dc ), number of diodes (N d ), number of capacitors (N c ), TSV, and PIV.
B. REDUCED SWITCH ASYMMETRICAL H-BRIDGE TYPE MLI (RSA MLI)
An MLI is said to be asymmetric when all the input dc sources used are not equal in magnitude. The main goal of developing the asymmetric MLI is to generate higher number of output voltage levels with the same number of switches and dc sources that are used in symmetric MLI. A variety of relation can be considered for the unequal dc sources. In this paper the relation is taken in a geometric progression manner with the multiplication factor of '3' for a comparative analysis. Fig. 3(a) shows an asymmetrical structure of cascaded H-bridge MLI (ACHB MLI) [11] which presents a new pathway for producing staircase output using non-identical dc sources. A schematic of RSA MLI topologies [42] , [43] shown in Fig. 3 (b) & 3(c) can operate both in symmetric and asymmetric mode. Description on these topologies is given in Section IIIA.
The authors in [50] conferred a modularized MLI configuration having the basic unit consisting of two switches and one dc source. In the asymmetric mode the modularization is lost because of unequal dc sources, but still the proposed topology can be extended with a proportional factor. The polarity generation switch faces more voltage stress than the level generation switches and these switches operate at the fundamental switching frequency. Switching pulse generation based on unipolar PWM technique has been outlined in detail. The author had verified that the obtained total harmonic distortion (THD) in asymmetric mode operation satisfies the IEEE-519 standard. Other performance parameters such as crest factor and distortion factor are also evaluated for different modulation indices. The proposed topology doesn't require any clamping diode and capacitors, so the voltage balancing problem is completely eradicated. In addition, a considerable reduction in number of switches has been observed in comparison with the conventional MLI topologies. The representation of this topology is unveiled in Fig. 3(d) .
The authors in [51] conferred a novel cascaded switched diode topology which can operate in both symmetric and asymmetric mode. The structure of this MLI has been shown in Fig. 3(e) which is the combination of a basic unit and an H-bridge. The basic unit produces a staircase output voltage which is connected to an H-bridge for the polarity generation. The basic unit consists of a dc source, one switch, and one diode. The author has also developed a cascaded structure of this topology. A drastic reduction in number of switch has been observed to generate a particular level of output voltage as compared to a CHB MLI topology. The author has suggested an algorithm for the determination of magnitude of dc sources. Requirement of extra diode puts a limit to the number of level generation by the MLI topology. Another novel RS MLI topology containing a half-bridge cell as basic unit has been proposed in the literature [52] . The half-bridge cell consists of an isolated dc source and two switches. This MLI has been derived by the combination of series connected half-bridge cells and an H-bridge. The generalized topology has been shown in Fig. 3(f) . Author has suggested that in order to minimize the switching loss, the switches in H-bridge has to be turned off at zero voltage and should be turned on at both zero voltage and zero current. The diode clamped and flying capacitor structure of the same MLI type has also been analyzed by the author. The main feature of this topology is the requirement of reduced number of switches; however the high voltage rating H-bridge switches limits its application to medium voltage level.
The MLI structure shown in Fig. 3(g) presented in the literature [53] can be used for medium to high voltage applications. The authors have given an equal attention towards the reduction of both TSV and component count. One additional compact network has been utilized in series with the basic units to further boost the voltage levels. Another MLI topology in the literature [54] is based upon the cascade connection of H-bridges. This topology shown in Fig. 3(h) is very much suitable for high switching frequency distribution system. However, in asymmetrical mode of operation, capacitance sizing and voltage balancing problems may arise. To confront this issue, additional voltage balancing circuit need to be introduced in the aforesaid situation. Table 4 
C. REDUCED SWITCH MODIFIED MLI (RSM MLI)
Topologies without an H-bridge are considered in this section. Basically H-bridge topologies are more suitable for the low and medium voltage application. More voltage stress on the H-bridge switches of these topologies narrows down the applicability in high voltage application. In turn efficiency may reduce when used in high voltage applications. These issues have lead to devise some new topologies which have inherent feature of polarity generation. Some recently developed topologies of this category are discussed in this section.
Based on the switched dc source Gupta et al. introduced a new topology [55] consisting of the dc sources alternately in opposite polarity across the switches. A schematic of this topology has been illustrated in Fig. 4(a) . The main aim of the topology is to produce a large number of levels in the output by reducing the total component count. Total component count in this MLI is less than the conventional MLI topologies, but due to the use of bi-directional switches, the voltage stress and switching loss is more than few recently developed topologies discussed earlier in this work. Total voltage stresses across the switches, diodes, and the isolated dc sources of this topology are same as a CHB MLI topology. Furthermore this topology possess a limited number of redundant switching states as compared to the conventional topologies, hence the cells under fault condition can't be bypassed. It can be said that, modularity and the fault tolerant capacity of this topology is less than the CHB MLI topology.
The topology shown in Fig. 4 (a) has a structural similarity with the packed U cell (PUC) MLI analyzed in the literature [56] . This MLI consists of a single dc source and a dc-link capacitor, thus the requirement of dc sources is drastically reduced compared to conventional CHB MLI as the level increases. Number of switches used in this topology is same as the MLI shown in Fig. 4(a) for producing 5-levels in the output. Availability of more redundant switching states is an additional advantage of this topology which reduces the voltage balancing concern. Requirement of sensors for controlling the MLI & maintaining the desired capacitor voltage can also be reduced as suggested by the authors. A modified version of this topology detailed in the literature [57] is also suitable for PV applications. An MLI topology with cascaded basic blocks was proposed by Mokhberdoran and Ajami in [58] . The topology contains the series connection of fundamental blocks. The combination of six switches, two dc sources and eight diodes makes fundamental block. Fig. 4(b) depicts the circuit diagram of this topology. Author has validated the topology in both symmetric and asymmetric mode and found that the asymmetric mode produces a high resolution output voltage waveform for the same number of basic block. The proposed topology requires less number of switches as compared to the conventional MLIs, but not compared other recently proposed RS MLIs. Also, it requires large number of extra diodes to form a basic block which can be considered as a limitation of the topology. However, this topology is suitable in medium and high voltage applications. A new cascaded MLI topology was proposed in the literature [59] . Fig. 4(c) shows the generalized circuit topology of this MLI. The power circuit of this cascaded MLI consists of two dc sources, two different bridges and one auxiliary bi-directional current steering circuit. One among the two dc sources is split in two equal half by the auxiliary circuit, so in overall three dc sources are used in each power circuit. A carrier-based PWM strategy has been adopted for controlling the MLI and the superiority of this MLI has been validated through comparison with well-known MLI topologies disclosed in the literature [43] , [60] , [61] .
A novel hybrid T-type topology was proposed in [62] for high efficiency application. An attempt was made to reduce the switching loss by reducing the requirement of large number of switches. The topology requires only one voltage source as shown in Fig. 4(d) . A number of capacitors are connected for the multiple level generations in the output. Availability of redundant switching states avoids the capacitor voltage balancing problem and improves the faulttolerant capability. An interesting control method based on phase-disposition PWM (PD-PWM) method has been analyzed for controlling the operation of MLI through capacitor voltage balancing. The proposed controlled scheme can be easily generalized for high power MLIs. The efficacy of this topology has been validated with different transient test cases such as change in nominal frequency; change in switching frequency, and at different modulation indices.
A novel envelope type RSA MLI was proposed in [63] . The proposed MLI module consists of four dc sources, six unidirectional switches, and two bi-directional switches. Each module produces thirteen level output voltage waveform without any additional circuit. This topology achieves a drastic reduction in number of switches and there are no diodes/capacitors are used, so the complexity and voltage balancing problems are avoided. Modularity of the topology can be achieved by cascading the E-type modules. Fig. 4 (e) depicts the generalized structure of the topology. Author had applied SHE-PWM technique to control the MLI by calculating optimum switching angles which results in low THD. Lower voltage stress on the switch and lower THD makes this topology suitable for high voltage and high power applications. Authors have also critically analyzed the superiority of this MLI compared to recently developed topologies in [40] , [42] , [58] , [64] , [65] . A new square T-type modulebased RSA MLI was proposed by the same authors in [66] . Fig. 4(f) shows the generalized structure of this topology. Four dc sources and twelve switches constitute a module and each module generates a seventeen level output voltage. To achieve more levels the cascaded connection of modules can be made. A nearest level control method is used for generating switching pulses which reduces computational burden of the processor. Moreover the ability of generating more levels, less THD with a demand of less number of switches and dc sources makes the topology superior among other topologies developed in [40] - [42] , [65] , [67] .
Authors in [68] investigated a new crisscross switched RSA MLI comprising of semi half-bridge cells. One semi half-bridge cell is composed of one dc source, one diode, and one switch. To generate higher levels, more semi halfbridge cells can be connected in series fashion. The generalized structure is formed by connecting the string of series connected semi half-bridge cells in crisscross manner through the switches as shown in Fig. 4(g) . The proposed topology achieves its purpose of staircase output by using reduced number of switches and having less standing voltage. However, the requirement of extra diodes increases with the addition of output voltage levels. A new structure of cascaded MLI with the aim of improving the system performance has been investigated in [69] . This proposed topology is represented in Fig. 4(h) . The generalized structure consists of series connected cells, six main switches and one dc source with a proper arrangement. The combination of one dc source and two switches forms a sub-cell of this configuration. The main feature of the topology is that without requirement of any diodes and capacitors, more levels can be generated with less number of switches (almost 50% less as required by conventional CHB MLI) resulting in less standing voltage and low peak inverse voltage. To reduce the voltage stress, inverter cost as well the installation area a novel cascaded MLI was analyzed in [60] which can operate in both symmetric and asymmetric mode requiring less number of switches. Fig. 4(i) unveils the proposed topology. Although the superiority of this topology is found over conventional CHB MLI in terms of reduced number of switches, but the standing voltage of the proposed topology is more as compared to CHB MLI restricting the application to low and medium voltage applications. A comparison of RSM MLI topologies with regard to N sw , N dc , N d , N c , TSV, and PIV is detailed in Table 5 .
IV. DISCUSSION
Different MLI topologies have been reviewed in the previous section. It is clear from the review that in order to verify the feasibility, several switching techniques have been investigated by the researchers. The theoretical studies have been validate using simulation platform as well as verified using experimental tests. Different controllers such as microcontroller, digital signal processor (DSP), dSpace have been utilized for the experimental tests. So, in this section all the aforementioned RSS MLI, RSA MLI, and RSM MLI topologies have been summarized in Table 6 , 7, and 8, respectively in term of switching pulse generation techniques, simulation/experimental validation, design specifications, calculated parameters, and different application suggested by the author. This will help the researchers to opt suitable switching technique, controller, etc. while designing a new MLI topology for various applications.
V. PERFORMANCE ANALYSIS OF MLI
As discussed in the previous section, a variety of RS MLIs are proposed by the researchers in the last decade. These should be chosen carefully keeping in view of the optimal performance parameters. Main parameter which decides the performance, cost, and complexity of an MLI are as follows:
A. OVERALL COST ANALYSIS
It is noteworthy that with increase in component count, overall cost of the MLI increases. Higher cost is the primary reason that forbear a conventional MLI topology from use in different applications. Thus, it is essential to compute the total cost while designing the novel RS MLI topologies. Mainly number of semiconductor switches, number of drivers, diodes count, and number of capacitors involved in an MLI decide the cost. In addition, TSV and PIV are to be given equal importance while selecting the rating of these components, which contributes to the overall cost. In this regard, cost of few insulated-gate-bipolar transistors (IGBT) switches, diodes with a fixed current rating of 75 A for a wide range of voltage, cost of mostly used isolated driver circuits, cost of the isolated dc sources (50 A rating) and cost of capacitors with a fixed capacitance of 3.3 mF that can be used for designing various RS MLI topologies are tabulated in Table 9 . It is important to note that, the considered component ratings are just to illustrate the sample cost evaluation for an MLI; however the parameter/cost will vary based on the supply rating and market growth.
B. LOSS
Loss in the inverter occurs mainly due to the operation of switching devices. The most significant losses occur in the inverter are switching loss and conduction loss. 
1) SWITCHING LOSS
Switching loss occurs due to the change in state of a switch. It can be determined by calculating average energy loss in turn-on (t on ) and turn-off (t off ) intervals of the switch. The mathematical expression for the switching loss for a particular switch can be formulated as [55] ;
where, V dc is the standing voltage of the switch, I sw is the current passing through the switch, f sw is the switching frequency. For the sake of a fair comparison, it is assumed that all the switches are made up of Silicon material and carry an equal current through it; also the switching intervals are same. Hence the simplified expression for the switching loss can be given as
where,
Switching loss calculation for the MLI topologies in which all the switches face an equal standing voltage can be done as per (2) . For example, CHB MLI has the TSV of 2(N l − 1)V dc resulting the total switching loss as 2k(N l − 1)f sw V dc , but for the topology presented in [40] , the H-bridge switches have a standing voltage of 2V dc ,so these switches operate with fundamental frequency (f 0 ) whereas all the level generation switch have an equal standing voltage of V dc and they will operate with switching frequency (f sw ) resulting the total switching loss as k(N l − 1)(f s + 2f 0 )V dc . In a similar manner switching loss for all the topologies are calculated and illustrated in Fig. 5 ( * NA: MLI is unable to produce the desired level). Fig. 5(a) -(c) depicts the comparison among RSS MLI topologies, RSA MLI topologies, and RSM MLI topologies, respectively. To perform a fair comparison of switching loss among the MLI topologies, different parameters are chosen as: k = 1, switching frequency (f s ) = 1 kHz, fundamental frequency (f 0 ) = 50Hz, V dc = 1p.u.
2) CONDUCTION LOSS
Conduction loss is directly proportional to the number of switches associated in generating a particular voltage level.
Hence for more the number of conducting switches in the current path more will be the conduction loss. For example, (N l − 1) switches are always in the conducting path for an N l -level CHB MLI.
C. CONTROL COMPLEXITY FOR DRIVE APPLICATION
Performance improvement of the RS MLI powered variable speed drives is a major concern now a day. Authors in [70] have critically reviewed major issues such as common mode voltage elimination, voltage balancing, etc. related to MLI powered motor drives. Solution to these issues for open end stator winding multilevel converter drives is analyzed in [71] - [75] . In this configuration one inverter is responsible to supply active power fed from the dc source while the other helps to increase the levels at output thereby improve the power quality. Reduction in voltage stress, switching loss, switch count has been achieved using these structures. Torque and flux control are major issues when a RS MLI is used for drive applications. MLI powered motor drives are basically controlled by three methods known as scalar control, vector control, and direct torque control (DTC). Scalar control regulates the ratio of voltage and frequency to have a control over torque. The stator current has torque and flux producing components which are regulated separately in vector control method. In contrast, DTC directly relates to the switching state to have a control over torque without the need of stator current regulation [76] , [77] . Moreover, authors in [78] , [79] have derived a control scheme to reduce the torque ripples using MLI powered induction motor drives. dc-link voltage balancing is another key issue of concern in drives application which makes the whole system unstable. Various control algorithms have been investigated in [80] - [84] to assist the voltage balancing problem. Fault tolerant control is VOLUME 7, 2019 an additional feature for drives application of an MLI which has been addressed in [85] , [86] . Few RS MLI topologies for induction motor drives application with different control strategies has been suggested in [24] , [84] .
D. CONTROL COMPLEXITY FOR RENEWABLE ENERGY INTEGRATION
Renewable energy sources such as wind and solar significantly contributes to present total power generation which is due to advancement in MLI topologies. Megawatt range wind power generation using multilevel VSIs has been researched in [87] - [90] . Authors have addressed issues such as equal power distribution, MPP tracking, switching frequency regulation, reduction of switching stress, dc-link capacitor voltage balancing, and fault ride-through in such applications of MLI.
On the other hand to meet the energy demand PV systems as clean power generation are widely harvested in integration with MLIs. MPP tracking and dc-link voltage balancing are the key issues in such applications of RS MLI. In [91] - [96] , independent MPPT control as well as dc-link voltage control has been addressed for different PV RS MLI structures, when MLI is fed through individual dc-links integrated to number of PV strings. Flexibility, control, dc-bus voltage regulation, etc. can be enhanced by feeding power from multiple PV strings to RS MLI through a common dc-bus [97] . Number of RS MLI topologies in [57] , [94] , [98] - [100] has also been analyzed for PV application. A level doubling network based multilevel PV power generation system for generating higher voltage levels utilizing reduced number of switches has been proposed by authors in [101] , [102] .
In which, low-frequency ripples, appropriate control of RS MLI using PWM technique, and MPP tracking have also been addressed by the authors for PV application. In addition to tracking MPP [103] , suitable control techniques such as power sharing control in [104] , reactive power control in [95] , [105] , and common-mode voltage balance control in [99] , [100] has been analyzed as elegant solution for RS MLI-based PV power generation system.
VI. EXPERIMENTAL ILLUSTRATION
From the comparative study it is found that both fundamental switching frequency modulation schemes and high switching frequency scheme have their advantages in their own way of application. Fundamental control scheme produces less switching loss than high-frequency PWM techniques while distortion in the load current waveform can be minimized with high switching frequency PWM techniques. To illustrate the fundamental switching control scheme, PSO-based SHE control technique is implemented whereas for the high-frequency PWM technique, SPWM control technique is implemented. These experimental results of a single-phase RSS MLI prototype model described in [47] are presented for illustration purpose only, which shows basic difference in low and high-frequency switching control of the MLIs. Isolated dc power supplies of 25 V are used in the experimental design and the nominal operating frequency is assumed as 50 Hz. Test has been conducted using linear R-L load of 100 -150 mH.
The experiments are carried out in three different stages for producing 5-level, 7-level, and 9-level voltage outputs using only 5, 6, and 7 active switches, respectively. Fig. 6(a)-(c) shows the output voltage and load current waveforms with corresponding harmonic spectra of voltage waveform. By the use of SHE-PWM control scheme, the targeted 3 rd order harmonic from the output voltage of 5-level RSS MLI is eliminated. Similarly, 3 rd and 5 th order harmonics from the VOLUME 7, 2019 It is important to note that, the triplen harmonics are more dominant in a single-phase structure and absent in the line-to-line voltages of three-phase MLI. Hence in a three-phase MLI the harmonic order other than 3 rd harmonic can be targeted for elimination. Due to a low-pass filter type operation, a clean sinusoidal current can be observed in the load which can be made more sinusoidallike by using large value of inductor. In all the cases although the harmonic spectra of load current are not shown, it has very less harmonic content. On the other hand, SPWM control scheme is also implemented for the RSS MLI in which the reference sinusoidal wave has a fundamental frequency of 50 Hz and the carrier signals have a frequency of 5 kHz. The resulted output voltage and current waveforms are shown in Fig. 6(d) -(f) with corresponding FFT analysis. Form the waveforms it is clearly visible that SHE-PWM technique produces a small distortion in the current waveform which can be improved by SPWM control scheme. But the obtained THD is less with SHE-PWM control scheme than the SPWM control technique.
VII. CHALLENGES, CURRENT RESEARCH FOCUS, AND FUTURE DEVELOPMENT TRENDS
Current and future RS MLI topology design have to deal with various issues such as compact module based MLI design, device stress/standing voltage, high voltage spikes, thermal stress, and power losses. Apart from the design aspect, continuous effort has also been made to operate different MLI topologies efficiently, i.e., technical challenges such as dc-link voltage balancing, fault ride through control, powerdecoupling, harmonic control, and power quality control. Most of the current literature work suggests solution for these issues considering conventional MLI topologies. Thus, future research should be extensively directed towards design and control of RS MLI to address the above-discussed issues.
Deployment of wide band-gap devices in RS MLI topologies can be one of the future developments in this field. This can bring a number of advantages together. For example, the High-temperature capability of SiC devices can be used to minimize cooling loops thereby enhancing power density. Also, there is a possibility of reducing the drive footprint and its associated cost by improving the power density. An integrated motor drive can be feasible in future for medium and high power applications with the application of SiC devices. In such a scenario, new RS MLI design for drives application should take into account issues like premature motor bearing failure, reliability, minimization of leakage current, and common mode voltage (CMV) elimination. Forecast for the value of SiC power semiconductor market is about $1.4B as per the report [142] .
Secondly, renewable energy integration through the suitable MLIs to the power grid makes the grid and utility gradually moving towards the future smart grid. This will pose great challenges and opportunities for the development of RS MLI topology and control. Therefore the innovations in this field are certain. To maintain the power quality in such a case, several grid code standards are developed. A lot of research needs to be performed to fulfill these standards and addressing key issues such as maximum power extraction from RESs, unbalanced current injection into the grid, and leakage current. Table 10 summarizes all the technical challenges that need be considered for an efficient RS MLI design. This also includes current research scenario of MLI system.
Renewable energy target in India is 175 GW by 2022 and in Singapore is 350 MW by 2020 through Solar Nova Singapore programme and many other countries are committed to increasing their power generation through renewable sources [143] . In addition, many countries set a target towards emission reduction by introducing and selling all vehicles as electric vehicles within specific timelines [144] . All these initiatives provide opportunities and challenges for the design and development of advanced power converters.
Moreover, the technical stumbling blocks of power electronic systems to sustain high heat and vibration of the harsh machine environment have gradually been overcome through technological developments. Therefore the integrated drive concept will be increasingly attractive for future drive applications from a technical and economic perspective. This, in turn, paves the way for the industry to learn more from this for modularizing electric vehicle propulsion while concurrently minimizing the EMI emissions through removing the long interconnecting cables between the inverter and the machine. Globally, concerns about more efficient utilization of electrical energy, improvement of power quality, reduction of emissions etc. are being increasingly felt. Given this, advances in RS MLI are already happening and are expected to continue.
VIII. CONCLUSION
MLI based topologies are evolved as a robust candidate for power industry for a number of key applications. With the rapid growth in power semiconductor technologies, many MLI topologies have been developed through research utilizing reduced number of components. New RS MLI topologies are still emerging for various advantages such as reduced cost, optimal size, lesser volume, reduced losses, and high efficiency. A number of RS MLI topologies are developed most recently for different application such as motor drives, renewable energy system integration, FACTs, power filtering, etc. Therefore, this review article has mainly focused on RS MLI topologies based on the three categories, i.e., symmetrical H-bridge based RS MLI, asymmetrical H-bridge based RS MLI, and modified RS MLI topologies. Each topology has been reviewed carefully based on the number of switch count, number of dc sources used, PIV, TSV, and applications. H-bridge based RS MLI structures are highly modular in nature. But, the four H-bridge switches with a higher standing voltage are involved in such topologies for example in [17] , [47] which is more compared to most of the RSM MLI topologies. RSA MLI structures play a significant role to synthesize higher levels with the involvement of lesser components. However, the need of extra high rated switches is the key concern in high voltage applications [50] , [53] . Involvement of single isolated dc source to synthesize multiple levels is a cost-effective solution as presented in the literature [46] , [57] . These topologies are suitable for RES integration especially for PV applications. However, due to involvement of additional capacitors in these MLIs, voltage balancing is the key concern. Furthermore, more such RS MLI topologies considering reduced TSV needs to be developed to well-suit for both PV and wind energy system integration.
The objective of the review is to cover most of the recently proposed MLI and the useful information has been effectively detailed through this review. A comparison based on the types of controller used, different switching techniques and significant remarks are also included. The MLI topology should be chosen carefully keeping in view of the optimal performance parameters. Key parameter deciding the performance, cost, and control complexity of an MLI for PV integration and drives application are discussed. To illustrate the working of MLI, experimental results are included taking a RS MLI topology for different level generation. In this aspect, both fundamental switching frequency (SHE-PWM) and high switching frequency (SPWM) control techniques are implemented. The main aim of implementing both the switching techniques is to provide preeminent knowledge to the readers regarding different control approaches. This review is promising for early stage power engineers working in this area, in the aspects of selecting the suitable topology for the definite application with accurate switching scheme.
